
Appendix A: FPGA Pinouts
R
Table A-2:
FPGA #2 Pinout (Continued)
Signal Name
Pin
Signal Name
Pin
DDR2 DIMM Wide Interface (cont.)
DDR2_DIMM_DQ_BY15_B5
DDR2_DIMM_DQ_BY15_B6
DDR2_DIMM_DQ_BY15_B7
DDR2_DIMM_DQ_BY8_B0
DDR2_DIMM_DQ_BY8_B1
DDR2_DIMM_DQ_BY8_B2
DDR2_DIMM_DQ_BY8_B3
DDR2_DIMM_DQ_BY8_B4
DDR2_DIMM_DQ_BY8_B5
DDR2_DIMM_DQ_BY8_B6
DDR2_DIMM_DQ_BY8_B7
DDR2_DIMM_DQ_BY9_B0
DDR2_DIMM_DQ_BY9_B1
DDR2_DIMM_DQ_BY9_B2
DDR2_DIMM_DQ_BY9_B3
DDR2_DIMM_DQ_BY9_B4
DDR2_DIMM_DQ_BY9_B5
DDR2_DIMM_DQ_BY9_B6
DDR2_DIMM_DQ_BY9_B7
DDR2_DIMM_DQ_CB8_15_B0 20
DDR2_DIMM_DQ_CB8_15_B1
DDR2_DIMM_DQ_CB8_15_B2
DDR2_DIMM_DQ_CB8_15_B3
AD5
AD4
Y8
G13
F13
N9
N10
E13
E12
L9
M10
A13
H9
H10
C12
D12
J11
K11
D11
P5
N5
L6
M7
DDR2_DIMM_DQ_CB8_15_B4
DDR2_DIMM_DQ_CB8_15_B5
DDR2_DIMM_DQ_CB8_15_B6
DDR2_DIMM_DQ_CB8_15_B7
DDR2_DIMM_DQS_BY10_L_N
DDR2_DIMM_DQS_BY10_L_P
DDR2_DIMM_DQS_BY11_L_N
DDR2_DIMM_DQS_BY11_L_P
DDR2_DIMM_DQS_BY12_L_N
DDR2_DIMM_DQS_BY12_L_P
DDR2_DIMM_DQS_BY13_L_N
DDR2_DIMM_DQS_BY13_L_P
DDR2_DIMM_DQS_BY14_L_N
DDR2_DIMM_DQS_BY14_L_P
DDR2_DIMM_DQS_BY15_L_N
DDR2_DIMM_DQS_BY15_L_P
DDR2_DIMM_DQS_BY8_L_N
DDR2_DIMM_DQS_BY8_L_P
DDR2_DIMM_DQS_BY9_L_N
DDR2_DIMM_DQS_BY9_L_P
DDR2_DIMM_DQS_CB8_15_L_N
DDR2_DIMM_DQS_CB8_15_L_P
N7
N8
M5
M6
J9
J10
J7
H7
U7
T8
AF6
AE7
V7
W7
AF5
AG5
C13
B13
K9
K8
R8
R7
DDR2 DIMM Miscellaneous Signals
DDR2_DIMM1_CNTL_PAR
DDR2_DIMM1_CNTL_PAR_ERR
DDR2_DIMM1_NC_019
DDR2_DIMM1_NC_102
DDR2_DIMM2_CNTL_PAR
DDR2_DIMM2_CNTL_PAR_ERR
DDR2_DIMM2_NC_019
DDR2_DIMM2_NC_102
G27
H27
K24
L24
AD26
AD25
AK28
AK27
DDR2_DIMM3_CNTL_PAR
DDR2_DIMM3_CNTL_PAR_ERR
DDR2_DIMM3_NC_019
DDR2_DIMM3_NC_102
DDR2_DIMM4_CNTL_PAR
DDR2_DIMM4_CNTL_PAR_ERR
DDR2_DIMM4_NC_019
DDR2_DIMM4_NC_102
AA28
AG28
AK29
AJ29
AG8
AH8
AL10
AE8
104
Virtex-5 FPGA ML561 User Guide
UG199 (v1.2.1) June 15, 2009